


[Sign in](#)[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [Local](#) [more »](#)[Advanced Search](#)
[Preferences](#)The "AND" operator is unnecessary – we include all search terms by default. [\[details\]](#)**Web** Results 1 - 10 of about 160 for **processing-in-memory system and thread migration**. (1.49 seconds)**Scholarly articles for processing-in-memory system and thread migration**[Microservers: A new memory semantics for massively ...](#) - by Brockman - 31 citations[Pim lite: On the road towards relentless multi-threading ...](#) - by Brockman - 4 citations[Macroserver: An Object-Based Programming and Execution ...](#) - by Zima - 5 citations**ADAM: A Decentralized Parallel Computer Architecture Featuring ...**

6 Dynamic migration algorithms for distributed object systems (context) ... 5 Thread migration in the presence of pointers - Cronk, Mehrotra - 1997 ...

citeseer.ist.psu.edu/huang02adam.html - 31k - [Cached](#) - [Similar pages](#)[Citations: Can Dataflow subsume von Neumann computing - Nikhil ...](#)Other systems employ schedulers that dynamically order threads A Low Cost, Multithreaded - **Processing-In-Memory System** Jay (2004) (Correct) ...citeseer.ist.psu.edu/context/85066/0 - 35k - [Cached](#) - [Similar pages](#)[\[More results from citeseer.ist.psu.edu \]](#)**[PDF] Implications of a PIM Architectural Model for MPI**File Format: PDF/Adobe Acrobat - [View as HTML](#)

... This paper discusses a prototype implementation of MPI using traveling threads. ... The Page 2. Figure 1. PIM System ... 2. Processing-In-Memory ...

www.nd.edu/~rmurphy4/doc/cluster03.pdf - Supplemental Result - [Similar pages](#)**[PS] December 21, 1999 1 Microservers: A New Memory Semantics for ...**File Format: Adobe PostScript - [View as HTML](#)

... updates never leave the microserver housing them (as opposed to actual data or thread migration). ... "Processing-In-Memory Based Systems: Performance ...

www.nd.edu/~ssr/papers/ICS_resubmitted.ps - [Similar pages](#)[\[More results from www.nd.edu \]](#)**[PDF] AN AREA-EFFICIENT AND PROTECTED NETWORK INTERFACE FOR PROCESSING ...**File Format: PDF/Adobe Acrobat - [View as HTML](#)Architecture (DIVA) **processing-in-memory (PIM) system**. This implementation of the pbuf in ... to support a smooth migration path for application software ...www.isi.edu/~draper/papers/iscas05_sumitm.pdf - [Similar pages](#)**@preamble{ "\newcommand{\noopsort}[1]{ }" # "\newcommand ...**

... author = {Haines D. Cronk and PM Mehrotra}, title = {Thread Migration in the ... title = {Overview of the KSR1 Computer System}, institution = {Kendall ...

web.mit.edu/bunnie/www/aries/adam/main.bib - 38k - [Cached](#) - [Similar pages](#)**[PDF] ADAM: A Decentralized Parallel Computer Architecture Featuring ...**File Format: PDF/Adobe Acrobat - [View as HTML](#)Data and thread migration can also be used to enhance system reliability as well, ... **Processing in memory**: The Terasys massively parallel PIM array. ...www.bunniestudios.com/bunnie/phdthesis.pdf - [Similar pages](#)**[PDF] Enhancing NIC Performance for MPI using Processing-in-Memory**


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((processing in memory)<in>metadata)"

☒ e-mail

Your search matched 92 of 1328352 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

* Search Options

[View Session History](#)[New Search](#)

Modify Search

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

* Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

[Select All](#) [Deselect All](#)View: 1-25 | [26-](#)

- ☐ 1. **An area-efficient and protected network interface for processing-in-memory**
Mediratta, S.D.; Steele, C.; Sondeen, J.; Draper, J.;
[Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on](#)
23-26 May 2005 Page(s):2951 - 2954 Vol. 3
Digital Object Identifier 10.1109/ISCAS.2005.1465246
[AbstractPlus](#) | Full Text: [PDF\(584 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ 2. **A 0.18 μ m implementation of a floating-point unit for a processing system**
Taek-Jun Kwon; Joong-Seok Moon; Sondeen, J.; Draper, J.;
[Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International](#)
Volume 2, 23-26 May 2004 Page(s):453 - 456 Vol. 2
[AbstractPlus](#) | Full Text: [PDF\(609 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ 3. **An area-efficient standard-cell floating-point unit design for a processing system**
Joong-Seok Moon; Taek-Jun Kwon; Sondeen, J.; Draper, J.;
[Solid-State Circuits Conference, 2003. ESSCIRC '03. Proceedings of the 29th](#)
16-18 Sept. 2003 Page(s):57 - 60
Digital Object Identifier 10.1109/ESSCIRC.2003.1257071
[AbstractPlus](#) | Full Text: [PDF\(491 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ 4. **Implications of a PIM architectural model for MPI**
Rodrigues, A.; Murphy, R.; Kogge, P.; Brockman, J.; Brightwell, R.; Underwood
[Cluster Computing, 2003. Proceedings. 2003 IEEE International Conference on](#)
2003 Page(s):259 - 268
Digital Object Identifier 10.1109/CLUSTER.2003.1253323
[AbstractPlus](#) | Full Text: [PDF\(356 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ 5. **Design considerations leading to the ILLIAC IV LSI process element memory**
Rice, R.; Sander, W.B., Jr.; Greene, F.S.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 5, Issue 5, Oct 1970 Page(s):174 - 181